

# **Institute of Applied Astronomy** of the Russian Academy of Sciences



# **Extending the Facilities of BRAS by External Digital Downconverter Bank**

Sergey Grenkov, Dmitry Marshalov, Evgeny Nosov

Institute of Applied Astronomy, Russian Academy of Sciences, St. Petersburg, 191187 Russia

#### **1. Introduction**

Broadband Acquisition Systems (BRAS) are used on fast slew radio telescopes RT-13 of "Quasar-KVO" complex [1-5]. The BRAS allows to register wideband signals of 512 MHz, that provides the necessary sensitivity for astrometrical observations. However, most existing VLBI radio telescopes still use data acquisition systems with narrowband channels (up to 16 MHz bandwidth). It greatly complicates the processing of joint observations of RT-13 with other VLBI radio telescopes.

To achieve a compatibility of RT-13 with radio telescopes, equipped with narrow-band data acquisition systems, BRAS will be supplement with an external digital downconverter bank (DDCB). The posters presents principles, features and implementation details of DDCB.

# 2. The purpose and structure of the system


Most of the VLBI observations are carried out in international networks using a frequency synthesis method in S and X frequency bands [6]. An arrangement range 6 narrowband channels in the S band is 270, which does not exceed the BRAS channel bandwidth. For a standard arrangement of 8 narrowband channels in X band (720 MHz) two channels of BRAS are required. Thus, DDCB must simultaneously receive the digital data from three channels of BRAS and convert it to 14 independent narrowband channels. The input data format for DDCB is VDIF (VLBI Data Interchange Format [7]). The data rate (2 or 8 Gbit/s) of wideband channels are depend on the amount of bits per sample (2 or 8 bit). For compatibility with existing data buffering and transmission system [8] output format is VDIF. The output data stream contains selected portions of the spectra width of 8 or 16 MHz (up to 14 parts) of any part of the three input wideband signal and does not exceed 4,096 Mbit / s (including the fact that the bit data output of 8 bits, and the number of channels supplemented by two "zero" tracks and total number of channels is 16 (in accordance with VDIF requirements).

The choice coefficients of a weighting function substantially affects the channel impulse response and polyphase energy distribution between the main and side lobes of its spectral function. Therefore, to minimize the effects of spectral leakage in accordance with the recommendations in [10] the weighting function coefficients was calculated by the formula:


$$h[i] = \frac{1}{2} - \frac{1}{2} \cos\left(\frac{2\pi i}{pM}\right) \operatorname{sinc}\left(\frac{i - pM/2}{p}\right)$$

there p – order of the weighting function filter shaper in the channel of polyphase filter, i = 0...pM.

The order for shap-Filter h<sub>0</sub> ing filters is chosen equal Delay Filter *h*<sub>1</sub> to 8. The initial bandwidth Filter h<sub>2</sub> Delay Filter h<sub>3</sub> of 512 MHz is divided into Delay lain DFT unit Filter h<sub>4</sub> M = 8 overlapping ranges Delay Filter h<sub>5</sub> of 128 MHz. The ad-Filter h<sub>6</sub> Delay vantage of this signal pre-Filter h7 Delay filtering with the partition lain filter bank is the save FPGA resources weight function and the relative ease of implementation. Disadvantages of this method include the fact that 128 MHz ( $i = 0 \dots M-1$ ) frequency of signal is Quadrature scillator 32 transformed to the zero fretion DFT unit quency ("blind zone"), as Iz (8 sampl per tick) 𝒴m → well as necessary to deal with a quadrature signal. The transform of any signal portion in the band 0 unction (sin) 512 MHz, including those frequencies around 128 MHz  $\pm \Delta f$ , where  $\Delta f$ bandwidth video filter out-Fig. 3. The block diagram of the pre-filtering unit put (in this case, 8 or 16 MHz) is provided through a complementary additional quadrature converter to 32MHz (Fig. 3), which provide the possibility to processing of "blind spots". The AFC of 5 major *K*, **dB** prefiltered zones (solid lines) and 3 shifted by 32 MHz zones (dashed line) are shown in Fig. 4. Through switch quadrature signals are fed to -20the sidebands separator. Separation sideband is performed by phase meth------od. To ensure to lower the operating frequency 400 f. MHz downconverter at least Fig. 4. The AFC of major pre-filtered zones (solid lines) and MHz (in this frequency shifted by 32 MHz zones (dashed line) usually located the phase calibration signal), the broadband phase shift of one of the quadrature signals is required [11]. In accordance with the procedure signal has to pass through the sine and cosine filters. The frequency response of the filter is based on a prototype filter. The sine filter has phase shift 90° comparison to the cosine filter. In order to ensure the passage of the signal at a frequency of 1 MHz with a bandwidth of, for example, 32 MHz, requires the implementation of a narrow transition zone frequency response (0.3% of the Nyquist frequency). The hardware implementation of narrow transition zone with direct methods requires a large number of FPGA resources (the number of taps of the filter is inversely proportional to transition zone), such as hardware multipliers, and in this case, due to the rather large number of channels is not applicable. To effectively use the resources of the FPGA low-frequency spectrum of the signal is advantageous to process separate from the main part of the spectrum, simplifying the process and the last [12]. It is also used for minimize the number of multipliers the method of multiuse FPGA resources with decreasing frequency (decimation) of the input signal. In accordance with the method that described in [12], the signal band with the prefilter output is divided into three sub-band (Fig. 5).



The next step of processing is performed by digital transformation of the signal. The frequency converter comprises (Fig. 7) quadrature mixer, quadra-



of Fig. 7. The block diagram of frequency signal transformation unit factor times and side-

bands separator, operating from 0.1 to 25 MHz. Sidebands separator is built on the principles described above, but additionally uses a partition of the entire frequency band signal into 3 sub-band. The output of the frequency converter is switchable filter 8/16 MHz. Step of quadrature tuning oscillator, that constructed on the basis of the sine and cosine tables, is 10 kHz.

Two-bit quantizer with floating threshold is based on calculating the RMS

DDCB (Fig. 1) includes three optical transceiver that provide the physical layer for transmitting and receiving the data flows through the 10 Gbit / s Ethernet fiber-optic lines (FOL), the module for digital signal conversion by the field programmable logic gate array (FPGA), Ethernet interface controller and the oscillators of reference signals.




Fig. 1. Block diagram of the bank external digital downconverters for the BRAS.

Internet packets containing VDIF data, introduced in FPGA through GTX receiving ports using 10-gigabit SFP + transceivers. FPGA performs the next operations: buffering data, transformation specified spectrum areas to video frequency, formation an output data, containing 14 narrowband channels in VDIF format. Output data from FPGA GTX port through the optical transceiver SFP + are transmitted to the data buffer device by 10GE Interface.

value of signal  $\sigma_u$  on a predetermined time interval and comparators. The quantization of the amplitudes on the levels is performed in accordance with the following relationships:  $u < -\sigma_u$ ,  $-\sigma_u < u < 0$ ,  $0 < u < \sigma_u$  u  $u > \sigma_u$ , there u – the instantaneous value of the voltage.

The output formatter of VDIF-frame integrates the data from downconverter outputs into total flow, which is then broken up into packets of a given size. The frame headers include service information obtained by decoding the input data from BRAS, and additional parameters DDCB. These observations together with service information packed in "raw" Ethernet-packets with the possible addition of UDP and IP headers, that transmitted through the interface to the transceiver 10GE receiver-transmitter and a next to the data buffering device on radio telescope.


### 4. The software

The controller was made on the basis of Microblaze-processor, which formed in FPGA, is the main element of DDCB management system. Upon request, obtained via Ethernet, the controller forms the response, which contains control information (e.g., synchronization check, presence of transceivers and others). The obtained data are used to control system operation.

The system is controlled by a radio telescope central computer through the 10/100/1000 Ethernet interface. To communicate with a computer through UDP FPGA use Ethernet-controller PHY 88E1111 and GMII interface. Text commands of UDP-packets from control computer are processed by Microblazeprocessor which was formed in FPGA.

All control and monitoring functions are implemented in the control program which written in C ++ in a cross-platform environment for programming Qt 4.8. An example of the main tab of the graphical interface of the program on the computer screen is shown in Fig. 8.


On the main ("Channels") of the control program displays the current settings of each narrowband channel and power measurement data, display the




DDCB is controlled by a radio telescope central computer via 10/100/1000 Ethernet interfaces that implemented on a chip Marvell 88E1111 conjugated with FPGA. Microblaze processor for control is implemented in the FPGA configuration.

#### 3. The digital signal conversion unit


Digital converter unit is implemented on FPGA XC7325T-2FFFG900 and contains three independent data buffers, the three prefilters, 14-channel switch and 14 digital frequency converters. The processing of digital flows in each downconverter is divided into several stages: separation of the upper and lower sideband signal after prefiltration stage, moving a predetermined portion of the spectrum to lower frequencies, video bandwidth forming and subsequent formation of two-bit data flow. In addition, the FPGA configuration contain timer, VDIF frame data pack unit, Ethernet frame pack unit, data-capture module and Microblaze control processor (Fig. 2).



Each data buffer unit parses packet headers and extracts the data sequences, then restores continuous digital data stream with rate of up to 8 Gb / s (eight eight-bit samples with a clock frequency of 128 MHz). Prefiltration is produced by polyphase filter with was constructed on the discrete Fourier transform (DFT) basis with pre-formed an amplitude frequency characteristic (AFC) by using a weighting function. The calculation of polyphase decomposition of signals is carried out according to the formula [9]:  $y_k[n_k] = \sum_{k=0}^{M-1} h_k x[n_k] W_M^{-ki}$ 







tion with the time scale and




Fig. 8. The main window of DDCB control program

time of commencement and completion of the "record". From this tab, you can set the time or select the reference data channel with which synchronization is performed. Set configuration and data transfer modes via 10G Ethernet can use with the "Recording Settings" tab. Tab «Inputs 10G» allows you to customize the behavior of foster 10G transceivers, as well as the control data received by the capture of data from VDIF-frame. Signal data are displayed as a waveform and spectrum, and service information from headers VDIF frames displayed in a tabular format.

#### 5. Conclusion

The main DDCB components were developed and debugged: data buffer, prefiltering, sidebands separator and digital down convertor, and output signal quantizer. The final adjustment of developed firmware is carrying out to optimize FPGA resource utilization. Laboratory tests of DDCB are currently performing and the first test in real observations has to be performed until the end of 2016.

# REFERENCES

- 1. Ipatov A. A new generation of radio interferometers for basic and applied research // Successes of physical sciences. - M .: 2013. - V. 183, number 5. - P.769.
- 2. Ipatov A., Ivanov D., Ilin G., Olifirov V., Mardyshkin V., Surkis I., Fedotov L., Gayazov I., Stempkovsky V., Bondarenko Y. Russian Radio Interferometer of New Generation. // Proceedings of the 22nd European VLBI Group for Geodesy and Astrometry Working Meeting. 2015. – PP. 75-79.
- 3. Grenkov S.A., Kol'tsov N.E., Nosov E.V., Fedotov L.V. The digital data acquisition system for astronomical radio interferometers with small antennas // Instruments and Experimental Techniques, 2011, № 6, PP. 21–26.

there M – the number of channels for polyphasic decomposition (the size of DFT),  $y_k$  – the samples of signal on the k-filters exit (k=0...M-1), x – digital signal on the input of polyphasic filter; h – the weight function of analysis filter for pre-forming of filters frequency response,  $W_M = e^{-M}$ – the complex Fourier transform's coefficient,  $n_k$ =integer(t/M)+k – the number of samples for channel k, t – the number of samples for filter input sequency,  $j = \sqrt{1}$ .

To troubleshoot 'bundled' sine filter frequency response at higher frequencies close to the Nyquist frequency, in the structure included two spectrum inverters one inlet and one outlet. The total bandwidth of the filter separator is chosen equal from 0.15 to 52 MHz, K, dB and if necessary, the spectrum processing section, starting from 52 MHz up to the Nyquist frequency with spectrum inversion mode by \_\_\_\_\_ "switch on" inverters at the inlet and outlet. The frequency dependence of sideband suppression coefficient and the frequency response are shown in Fig. 6. As can be seen from the graph, the coefficient sup- Fig. 6. AFC (dotted line) and coefficient of sideband suppressing the side bands in most pression (solid line). of the working strip of separator is no less than 35 dB.

- 4. Nosov E., Berdnikov A., Grenkov S., Marshalov D., Melnikov A., Fedotov L. Current Development State of the Russian VLBI Broadband Acquisition System. //IVS 2014 General Meeting Proceedings. Science Press, Beijing, China. PP.82-85.
- 5. Melnikov A., Berdnikov A., Grenkov S., Marshalov D., Mikhailov A., Nosov E., Fedotov L. First Fringes with BRAS on VLBI Network "Quasar". //IVS 2014 General Meeting Proceedings. Science Press, Beijing, China. PP.134-137.
- 6. Thompson, A. R.; Moran, J. M.Swenson, G. W. Interferometry and synthesis in radio astronomy. – M.:Fizmatlit, 2003. – 624 P.

7. Whitney A., Kettenis M., Phillips C., et al. VLBI Data Interchange Format (VDIF) // Proc. of the 8th International e-VLBI Workshop. 22-26 June 2009. Madrid. Spain. P. 42.

8. Bezrukov I.A., Salnikov A.I., Yakovlev V.A., Vylegzhanin A.V. Russian Data Recording System of New Generation // The IAA RAS journal, 2015, vol. 32, PP. 3-9.

9. Vaidyanathan P.P., Mulitrate digital filter banks, polyphase networks, and applications: a tutorial, Proc. of IEEE, vol. 78 № I, PP. 56-93, 1990.

10. Christopher H. and Karen H. A Mathematical Review of Polyphase Filterbank Implementations for Radio Astronomy // Publications of the Astronomical Society of Australia, 2011, 28, PP. 317–322.

11. Lyons R. Understanding Digital Signal Processing. Pearson Education Inc, 2004.

12. Nosov E.V. Digital baseband converter for data acquisition system of VLBIradiotelescope // The IAA RAS journal, vol. 21, 2010, PP. 99-105.

13th European VLBI Network Symposium and Users Meeting, September 20-23, 2016, St. Petersburg, Russia WWW.IPA.NW.RU/EVN2016

50

f, MHz